Part Number Hot Search : 
MIW4136 2N60B 74LS37 39100 TTE10 2825A 4VCXH1 1N1199
Product Description
Full Text Search
 

To Download M66008 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  mitsubishi digital assp ? M66008p/fp 16-bit i/o expander 1 mitsubishi digital assp ? M66008p/fp 16-bit i/o expander description the M66008 is a semiconductor integrated circuit providing the 16-bit serial input-parallel output and parallel input-serial output shift register function. independent built-in registers for serial input-parallel output and parallel input-serial output enable serial input data to be read into a shift register during output of serial data converted from parallel data. in addition, parallel data input/output pin can be placed in input or output mode in bits. the M66008 is widely applicable to i/o port extension for mcu, data communication of serial bus system, etc. features ? two-way serial data communication with mcu ? reading of serial data during parallel-serial data conversion ? division of i/o bit in parallel data input/output ? low power consumption of 50 w/package maximum (vcc=5v, ta=25c at time of standstill) ? schmitt triggered input (di, clk, s, cs) ? open drain output (do, d1~d16) ? with parallel data input/output (d1~d16) ? wide operating supply voltage range (vcc=2~6v) ? wide operating temperature range (ta=C20~75c) pin configuration (top view) block diagram clock input clk serial data output shift register ! parallel output latch shift register @ control circuit set input s chip select input serial data input do d1 do d1~ d16 d2 d3 d14 d15 d16 d 16 d 15 d 14 d 3 paralle data input/output d 2 d 1 d 1 do d 16 d 15 d 14 d 3 d 2 d 1 q 16 q 15 q 14 q 3 q 2 gnd gnd q 1 q 16 d 15 d 14 q 3 q 2 q 1 ? ? ? ? ? ? ? ? ? ? ? ? ? ? y ? ? ? ? ? ? ? ? ? ? ? ? ? ? t cs di clk s cs di v cc v cc v cc v cc input format output format 5 3 6 4 2 24 23 22 10 9 8 12 7 1 outline 24p4d 24p2n-b do di d1 d2 d3 d4 d5 d6 d7 d8 d9 d10 clk cs s d16 d15 do ? di ? clk ? cs ? v cc s ? gnd d16 ? d15 ? ? d1 ? d2 ? d3 ? d4 ? d5 ? d6 ? d7 ? d8 ? d9 ? d10 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? y ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? t serial data output 1 24 223 322 421 520 619 718 817 916 10 15 serial data input clock input chip select input set input parallel data input/output parallel data input/output d11 ? d11 11 14 d12 gnd ? d12 12 13 d14 d13 d14 ? d13 ? application parallel/serial data conversion for mcu periphery, serial bus control by parallel/serial data conversion mcu, etc.
2 mitsubishi digital assp ? M66008p/fp 16-bit i/o expander function the M66008 uses a silicon gate cmos process to achieve low power consumption and high noise margin. the M66008 independently forms a 16-bit serial input-paral- lel output shift register and a parallel input-serial output shift register to read serial input data during output of serial data converted from parallel data. the operation for serial output of 16-bit parallel data and op- eration for reading serial data from mcu by changing cs from h to l. that is, at a falling edge of cs, 16-bit parallel data is latched and serial data is output from the do pin in synchronization with 16-bit parallel data at a falling edge of shift clock. in addition, serial data from mcu is read into an internal shift register via the di pin at a rising edge of shift clock. the 17th bit shift clock and later clocks are ignored. when the reading operation is masked, the do pin is placed in high impedance status. when cs changes from l to h, 16-bit serial data read from the di pin is output to pins d1 to d16 in parallel. since the output format of the parallel output pin is set to n- channel open drain output, write h data into a terminal placed in input mode. operation description (1) when power is turned on, do and d1~d16 are indetermi- nate. however, they are placed in high impedance status by setting s to l. (2) the status of d1 to d16 is loaded to shift register ! at a falling edge of cs. (3) at a falling edge of clk, 16-bit serial output of the data loaded in step (2) is sequentially performed from do. (4) at a rising edge of clk, 16-bit serial data is written into shift register @ from di. (5) clk of 17th bit and later is ignored and serial data cannot be written. do is placed in high impedance status. (6) at a rising edge of cs, data written in step (4) is output to d1 to d16. (7) shift register ! loads data to be applied externally and and data having the latched content to parallel output latch. (8) when cs is activated before arrival of clk at the 16th bit, parallel output latch outputs to d1 to d16 by latching the data that has been written into shift register @ . shift reg- isters ! and @ continues the shift operation until it arrives at the 16th bit of clk and do output serial data. (9) serial data is used to control the operation for switching input/output mode of d1 to d16. the pin set to h oper- ates as an input pin. operation timing diagram 1 clk cs s l h do1 do2 do3 do4 do5 do6 do7 do8 do9 do15 do16 di1 di do di1 di2 di16 d1 d2 di6 do1 do2 do16 di2 di3 di4 di5 di6 di7 di8 di9 di15 di16 2345678910151617 (2) (4) (3) (5) (6) (1) high impedance 1 cycle ~
mitsubishi digital assp ? M66008p/fp 16-bit i/o expander 3 conditions v o =0.1v, v cc C0.1v |i o |=20a v o =0.1v, v cc C0.1v |i o |=20a v o =0.1v, v cc C0.1v |i o |=20a v o =0.1v, v cc C0.1v |i o |=20a v i =v t+ , v tC v cc =4.5v v i =v t+ , v tC v cc =6v v i =v cc v cc =6v v i =gnd v cc =6v v i =v cc , gnd v cc =6v conditions v i <0v v i >v cc v o <0v v o >v cc gnd ratings C0.5 ~ +7 C0.5 ~ v cc + 0.5 C0.5 ~ v cc + 0.5 C20 20 C20 20 C64 C65 ~ 150 symbol v cc v i v o i ik i ok i gnd t stg parameter supply voltage input voltage output voltage input protection diode current output incidental diode current current/gnd storage temperature unit v v v ma ma ma c absolute maximum ratings (t a = C20 ~ 75c unless otherwise noted) recommended operating conditions symbol v cc v i v o t opr parameter supply voltage input voltage output voltage operating temperature limits min. 2 0 0 C20 typ. max. 6 v cc v cc 75 unit v v v c symbol v t+ v tC v ih v il v ol i o i ih i il i cc parameter threshold voltage in positive direction threshold voltage in negative direction high-level input voltage low-level input voltage low-level output voltage maximum output leak current high-level input current low level input current static consumption current electrical characteristics (v cc = 2 ~ 6v unless otherwise noted) limits max. 0.8 v cc 0.65 v cc 0.25 v cc 0.5 10.0 C10.0 1.0 C1.0 100.0 min. 0.35 v cc 0.2 v cc 0.75 v cc max. 0.8 v cc 0.65 v cc 0.25 v cc 0.4 1.0 C1.0 0.1 C0.1 10.0 typ. unit v v v v v a a a a min. 0.35 v cc 0.2 v cc 0.75 v cc t a =25?c t a = C20~75?c i ol =3ma v o =v cc v o =gnd symbol f max t plz t pzl t plz t pzl t plz parameter maximum repetition frequency output l-z, z-l propagation time clk-do output l-z, z-l propagation time cs-d1 to d16 output l-z propagation time s-do, d1 ~ d16 switching characteristics (v cc = 5v) unit mhz ns ns ns ns ns limits max. 400 400 400 400 400 min. 1.9 max. 300 300 300 300 300 typ. min. 2.5 c l =50pf r l =1k w (note 2) t a =25?c t a = C20~75?c conditions clk, cs s, di d1~d16
4 mitsubishi digital assp ? M66008p/fp 16-bit i/o expander timing requirements (v cc = 5v) limits note 2: test circuit symbol t w t su t h t rec parameter clk, cs, s pulse width di set up time for clk cs set up time for clk d1~d16 set up time for cs di hold time for clk cs hold time for clk d1~d16 hold time for cs cs recovery time for s unit ns ns ns ns max. min. 260 130 130 130 130 130 130 130 max. typ. min. 200 100 100 100 100 100 100 100 conditions t a =25?c t a = C20~75?c input v cc v cc r l dut pg 50 w gnd c l output (1) characteristics (10%~90%) of pulse generator (pg) t r =6ns, t f =6ns (2) electrostatic capacitance c l includes the floating capacitance of connection and probe input capaci- tance.
mitsubishi digital assp ? M66008p/fp 16-bit i/o expander 5 timing diagram 50% clk 50% 50% gnd 50% 50% do s cs 10% t plz t pzl t rec t w t w 50% 50% 50% 50% 50% 50% cs 50% 50% 50% 50% v cc v ol ? v cc gnd v cc v ol ? v cc gnd v cc v ol ? v cc gnd v cc gnd v cc gnd v cc gnd v cc gnd v cc gnd v cc gnd v cc gnd v cc d1 ~ d16 di clk s do d1 ~ d16 10% 10% t plz t plz t pzl t w t w t w t su t h 50% 50% 50% d1 ~ d16 cs t su t h 50% 50% 50% 50% cs clk t su t h


▲Up To Search▲   

 
Price & Availability of M66008

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X